

International Journal of Advance Research in Computer Science and Management Studies

Research Paper

Available online at: www.ijarcsms.com

Design and Implementation of Wireless Module using VHDL – A Review

Sneha R. Gade¹

Gauri N. Zade²

Student of M. E. Electronics & Telecommunication
Department of Electronics & Telecommunication Engineering
G.H.Raisoni College of Engineering
Amravati - India

Faculty of Electronics & Telecommunication
Department of Electronics & Telecommunication Engineering
G.H.Raisoni College of Engineering
Amravati - India

Poonam R. Kedia³

Student of M. E. Electronics & Telecommunication
Department of Electronics & Telecommunication Engineering
G.H.Raisoni College of Engineering
Amravati - India

Abstract: Nowadays, network-on-chip (NoC) systems are becoming more popular due to their big advantages when compare with systems-on-chip (SoC). Considering the problems of multi-hop communication, transfer latency, network throughput, energy dissipation and improve the performance of a large NoC system, the idea of inserting wireless links offers a potential solution. We can be developed a hybrid mechanism to transfer data by taking the advantages of both wireless and wired communications. By using a scalable mechanism for NoCs architecture that minimizes the power consumption via hybrid wireless communication channels. In this paper, we merge both hybrid and scalable channels in order to reduce the area overhead with smaller routers and shared buffers and power consumption and improve performance by minimizing the hop count.

Keywords: Network-on-chip (NoC), Wireless network on chip (WNoC), XY Routing algorithm.

I. INTRODUCTION

If the number of components in a system is large, buses are the dominating technology for system-on-chips. However, the bus is a communication bottleneck and severe limitations like limited bandwidth and scalable up to a certain extent. These limitations are overcome in Networks-on-Chip which provide a much larger amount of communication resources and are scalable. On-chip wireless communication fulfills system feasibility and flexibility to overcome limitation of wired communication using existing and well-understood CMOS technology. To extract its wireless capabilities, multi hop NoC wired channels are replaced single-hop wireless channels with High-bandwidth so that transmission performance, power consumption and long distant communication problems of traditional wired NoC can be addressed simultaneously.

The continuing demand for high-speed interconnects with technology scaling and low-power, the on-chip wireless communication network is capable of bringing significant performance gains for multicore SoCs. Wireless NoCs (WiNoCs) can be designed by using small on-chip antennas as an enabling technology. Antennas can be used to eliminate a number of wired interconnections between the less-traveled paths of communication on the chip.

WNoC architecture is based on a conventional wired 2-D mesh NoC architecture called Network-based Processor array. Each Processing Element (PE) consists of a processor core, Network Interface and router. To increase network performance and provide fault tolerant routing ability, it utilizes an XY routing scheme. Data delivery in WNoC is done by wormhole packet switching, because it has advantages of both low transfer latency and low buffer requirement. First flit of a packet is the header

flit, which carries control information for packet delivery, such as destination address, payload size, packet type, sequential number and some control flags.

WNoC Architecture

In WNoC, we propose to divide the whole system into multiple small clusters of neighboring cores and call these smaller network subnets as shown in fig (1) called this subnetwork as internetwork and intranetwork. Inter-subnet communication will be done through the wireless links, while the intra-subnet communication is still wireline. Each subnet is with a wireless base station (WB), which is capable of transmitting and receiving data packets over the wireless channels.




Figure 1: 10x10 WNoC Architecture

Each Processing Element (PE) consists of a processor core, Network Interface (NI) and a router as shown in Fig 2. A network interface is the point of interconnection between a computer and a private or public network. The network interface can be implemented in software. A network interface is generally a network interface card (NIC), but does not have to have a physical form.




Figure 2: 4x4 2-D NePA architecture

II. RELATED WORK

Current commercial systems-on-chips (SoCs) designs integrate large number of predesigned cores and their number is predicted to increase significantly in the near future. For example, molecular-scale computing promises multiple order-of-magnitude improvements in device densities. But the development of such kind of chips is not an easy task as the number of transistors increases on-chip and so does the complexity of integrating them. SoCs use shared or dedicated buses to interconnect the communicating on-chip resources. The bus is a communication bottleneck and also the bandwidth is limited. However, beyond a certain limit, these buses are not scalable.

In [1] Dally and Towles in 2001 proposed replacing design specific wires with general purpose, (packet-switched) network, hence marking the beginning of network-on-chip (NoC) era. Network on-Chips are emerging as an alternative communication

platform with the basic idea borrowed from computer networks for complex multi-processor SoCs. The network-on-chip (NoC) is an enabling technology for integration of large numbers of embedded cores on a single die. Networks-on-Chip provides a much larger amount of communication resources and are scalable thus overcome the limitation of buses. The performance benefits of conventional Network-on-Chip (NoC) architectures are limited by the high latency and energy dissipation in long distance multihop communication between embedded cores.

In [4] V.Soteriou et al., 2009 worked on router to increase throughput of the network for NOC by adding extra crossbar and complex arbitration scheme. This architecture shows a significant improvement in throughput at the expense of area and power due to extra crossbar and complex arbitration scheme. They get up to 94% of throughput, but power consumption is increased by the factor of 1.28.

In [6] A. Louri et al. Put the idea of inserting repeater on inter-router links with adaptive control and eliminating some of the buffers in the router. This approach saves the appreciable amount of power and latency and area without significant degradation in the throughput. But there is some scope required to increase the buffer utilization inside the router.

In [7] Ying-Cherng Lan et al. Addresses the buffer utilization. This utilization is done by making the channels bidirectional and shows significant improvement in the system performance. But in this case, each channel controller will have two additional tasks: dynamically configuring the channel direction and to allocate the channel to one of the routers, sharing the channel. Also, there is a 40% area overhead over the typical NoC router architecture due to double crossbar design and control logic.

In [5] Neishabouri proposes Reliability Aware Virtual Router architecture in which they allocate more memory to the busy channels and less to the idle channels. This allocation of storage shows 7.1% and 3.1% latency decrease under uniform and transpose traffic patterns respectively at the expense of complex memory control logic. This solution is latency efficient but not area and power efficient.

In [3] The fundamental limitation faced by wired interconnects for the billion-transistor SoCs may not overcome by NoC. Recent advances in silicon integrated circuit technology are making possible tiny, low-cost antennae, receivers and transmitters to be integrated onto a single chip are known as Radio-on-Chip technology. As a result, M.C.F. Chang introduced an alternative RF/wireless interconnect technology for future on-chip communication. Chang in 2008 proposed a hybrid design that uses electrical wires along with an RF transmission line (shortcut) to propagate RF signals at the speed of light. This design achieved an increase in performance using low energy RF transmission line of 1.2 pJ/bit. This wire-line approach adds a slight area overhead due to the transmission line laid on the chip.

In [8] Lee in 2009 proposed a wired/wireless hybrid design called WCube which uses a centralized wireless hub at each group of 64 nodes. There is a fixed wireless link for intergroup communication and wires in intragroup communication. Each wireless hub uses a single transmitter with multiple receivers that operate in the 100-500 GHz frequency range and consume 4.5 pJ/bit. The results showed an improvement in latency while consuming a power comparable to a mesh network.

In [9] Amlan Ganguly and Kevin Chang in dec2009, elaborate the design principles for a hybrid wires and also discussed the Antenna characteristic of carbon nanotubes (CNTs) in the THz/optical frequency range. Thus, antennas operating in the THz/optical frequency range can support much higher data rates. Such nanotube antennas are good candidates for establishing on-chip wireless communications links

In [10] More recently, Ganguly 2010 proposed a scalable hybrid design using several centralized wireless hubs connected in a ring. A low energy of 0.33 pJ/bit was achieved with carbon nanotube antennas and on-chip optical modulators.

In [11] On-chip interconnects carrying signals between different blocks will be the bottleneck for system performance and reliability. To tackle this problem, Chifeng Wang in 2011 developed an on-chip communication infrastructure based on a

network-on-chip architecture and developed a hybrid mechanism to transfer data among IP cores by taking advantages of both wireless and wired communications. By using on-chip antennas hence named as WNoC (Wireless Network on Chip) which provide on-chip wireless communication to transfer data across long distances and energy dissipation and minimize transfer latency accordingly. The experimental results showed significant improvement in transfer latency, energy dissipation and network throughput. But, WNoC routers still need to consistently improve router mechanisms so as to enhance transmission quality.

In this paper, we are considering the problems of multi-hop communication, transfer latency, network throughput, and energy dissipation and improve the performance of a large NoC system; the idea of inserting wireless links offers a potential solution. We can be developed a hybrid mechanism to transfer data by taking the advantages of both wireless and wired communications. By using a scalable mechanism for NoCs architecture that minimizes the power consumption via hybrid wireless communication channels. In this paper, we merge both hybrid and scalable channels in order to reduce the area overhead with smaller routers and shared buffers and power consumption and improve performance by minimizing the hop count.

III. CONCLUSION

From the review of various papers we have concluded that NoC provides the great solution over the limitations of SoC. WNoC is designed by using miniaturized antenna provides the easy and less traffic communication between the different subnetworks. In this paper, we can be developed a hybrid mechanism to transfer data by taking the advantages of both wired and wireless communications. The advantage of wormhole packet switching is that it achieves minimum network delay and needs less buffer space also provide higher scalability, but also facilitates reuse of the communication architecture.

References

1. W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," 2001.
2. Yi Wang and Dan Zhao, "Design and Implementation of Routing Scheme for Wireless Network-on-Chip", Proc. Of the IEEE, 2007.
3. M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. Tam, "Cmp network-on-chip overlaid with multi-band rinterconnect," IEEE International Symposium on High Performance Computer Architecture, pp. 191–202, February 2008.
4. V.Soteriou, R.S. Ramanujam, B. Lin, Li-Shiuan Peh. A High- Throughput Distributed Shared-Buffer NoC Router. IEEE Computer Architecture Letters, vol. 8, no. 1, pp. 21-24, Jan. -June 2009, doi: 10.1109/LCA. 2009.
5. M. H. Neishaburi, "Reliability Aware NoC Router Architecture Using Input Channel Buffer Sharing", GLSVLSI'09, May 10–12, 2009, Boston, Massachusetts, USA.
6. A. Louri, J. Wang, "Design of energy-efficient channel buffers with router bypassing for network-on-chips (NoCs)."
7. Ying –cherng Lan, Shih-Hsin lo, Yeuh-chi, A.kodi, "A bidirectional NoC architecture with dynamic self reconfigurable channel" 13 may 2009.
8. S. B. Lee, S. W. Tam, I. Pefkianakis, S. Lu, M. F. Chang, C. Guo, G. Reinman, C. Peng, M. Naik, L. Zhang, and J. Cong, "A scalable micro wireless interconnect structure for cmps," Mobicom '09, pp. 217– 228, September 2009.
9. Amlan Ganguly, Kevin Chang, Partha Pratim Pande, Benjamin Belzer, Alireza Nojeh, "Performance Evaluation of Wireless Networks on Chip Architectures", 10th Int'l Symposium on Quality Electronic Design, Proc. of the IEEE 2009.
10. A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer, and C. Teuscher, "Scalable hybrid wireless network-on-chip architectures for multi-core systems," IEEE Transactions on Computers (to appear), August 2010.
11. Chifeng Wang, Wen-Hsiang Hu, Nader Bagherzadeh, "A Wireless Network-on-Chip Design for Multicore Platforms", 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing 2011.
12. Pratim Pande, Amlan Ganguly, "Hybrid Wireless Network on Chip: A New Paradigm in Multi-Core Design", 2nd international workshop on NoC, 2009 Dec.12.
13. Shubhangi D Chawade, Mahendra A Gaikwad & Rajendra M Patrikar, "Review of XY Routing Algorithm for Network-On-Chip Architecture".
14. Rajeev Kamal, "NOC AND BUS ARCHITECTURE: A COMPARISON" Rajeev Kamal et al. / International Journal of Engineering Science and Technology (IJEST) Vol. 4 No.04 April 2012.
15. Anuprita. S. Kale, 2 Prof. M. A. Gaikwad, "Design and Analysis of On-Chip Router for Network on Chip" International Journal of Emerging Technology and Advanced Engineering (ISSN 2250-2459, Volume 2, Issue 1, January 2012)